Abstract
Introduction
Two commonly used design for testability (DFT) methods are full scan [ 111 and partial scan [2] . In full scan, we scan all flip-flops (FFs) and use combinational automatic test pattern generation (ATPG). In partial scan, a subset of FFs is scanned.
Thus, hardware overhead and testing time are reduced over full scan. However, one must use a sequential ATPG program whose complexity is significantly greater than that of combinational ATPG used in the full scan design.
Cheng and Agrawal [3, 81 and Kunzmann and Wunderlich [ 171 have proposed partial scan methods that break cycles to make the sequential structure acyclic in the test mode.
An acyclic circuit has a finite maximum sequential depth ( d ) , defined as the largest number of FFs on any path between primary inputs and outputs. Thus, using the time-frame expansion procedure [l] , any fault can be tested by combinational ATPG applied to a circuit obtained by cascading the Besides being acyclic, a sequential circuit can have other structural properties that facilitate ATPG. A circuit is called a balanced circuit [ 151 if it is acyclic and all paths between any pair of nodes have the same number of FFs, where a node can be a primary input (PI), gate, FF or primary output (PO). The number of FFs on a path is referred to as the sequential depth of that path. Gupta et al. [15] propose a partial scan technique in which scan and other hardware are added to make the circuit balanced and testable via combinational ATPG.
Balakrishnan and Chakradhar [6] define strongly balanced circuits, a subclass of balanced circuits, in which all paths between PI and PO have the same sequential depth. They use combinational ATPG to derive tests that are significantly more compact than the partial scan sequences of the previous method [ 151. Balakrishnan and Chakradhar [5] also propose a software transformation procedure to reduce (but not completely eliminate) the number of FFs in the ATPG model. acyclic circuit (which does not have to be balanced), requiring no hardware modification in the original circuit. Because of splitting of signals, certain faults of the original circuit map onto multiple faults. Only in cases, where such multiple faults mask each other, we generate multiple fault tests. Our test generation system correctly deals with such situations and obtains a 100% fault efficiency. We assume that the given sequential circuit is synchronous and acyclic. The technique is also applicable to other circuits via partial scan [8] or resynthesis [9] .
Test Generation Approach
Our test generation method has three steps, combinational ATPG model generation, combinational test generation and test transformation. Algorithm 1 assigns a weight to every node reachable from one or more POs. The recursion over POs leaves each node with one unique weight. Case 1 determines the weight of a balanced node. Case 2 deals with unbalanced nodes. The duplicate and split (DAS) procedure basically moves unbalanced fanouts one level backward (toward PIS). It leaves the function of the circuit unchanged if a PI and its split copies assume the same signal value. Successive application of DAS eventually moves all unbalances to ]?Is, whose splitting creates a perfectly balanced structure.
2.1
The circuit in Figure 2 (a) illustrates the DAS transformation. The figure shows a portion of a circuit that is to be balanced. The weight of node gk is w ( g k ) . Using Case 1 of Algorithm 1, the weight of node g f i:j found to be w ( g k ) -1. The node g j has two fanouts that reconverge at g k . These fanouts are unbalanced since the fanout nodes, gk and g f , have different weights, w ( g k ) and w ( g k ) -1, respectively.
Applying Case 2 of Algorithm 1, we duplicate g j as g j l and g j 2 , and split the fanouts so g j l and grj2 have one fanout each to gk and g f , respectively. we now apply Case 1 of Algorithm 1, to assign weights, w ( g k ) togj2 and W ( g k ) -1 togjl. For obtaining the results of Section 3, the algorithm of this subsection was implemented by representing the circuit as a weighted directed acyclic graph (DAG). The vertices of this DAG are PIS, gates and POs. An arc between a vertex-pair represents a signal flow path and the integer weight of the arc equals the number of FFs on the path.
Combinational Test-Generation
A single fault in the original circuit maps onto a set of multiple faults or a single fault in the BCC depending upon whether or not the target fault site has been duplicated and split. The fault mapping algorithm is given below:
This circuit-transformation is similar to retiming [ 181. However, retiming proposed by Leiserson and Saxe [ 181 cannot always be performed directly to the multiple fanout point. Using DAS, we can apply the retiming to move all unbalanced fanouts to PIS. If there is a test for a mapped single fault in the BCC, then the fault will be detected in the sequential circuit by the sequentialized BCC test (see Section 2.3). Otherwise, the fault is undetectable. Similarly, if there is a test for a mapped multiple fault in the BCC, then fault is detectable in the sequential circuit. Otherwise, the fault is undetectable.
Algorithm 2 Fault Mapping
The multiple fault mapping is a sufficient condition to detect the "original" fault, but it is not a necessary condition. If we generate a test using BCC for single faults on each multiple fault site, then some of those tests may detect the fault in the sequential circuit. However, such single fault assumption for a multiple fault does not guarantee the detection and the multiple fault model may be necessary for some faults. As we observe in Section 3, only a small fraction of faults needs to be modeled as multiple faults in the BCC. Once that is done, a 100% fault efficiency can be achieved by combinational ATPG.
Test Transformation
Let d, , , denote the maximum sequential depth of the original sequential circuit. Weights assigned to PIS in the BCC are called relative time frames (RTFs). RTFs determine the time sequence of signal values at the PI. For example, Z I N of the circuit shown in Figure 1 has unbalanced fanout branches and the corresponding BCC in Figure 3 Consider a stuck-at-1 fault on input R of gate 9 as shown in Figure 1 . The corresponding fault in the BCC is shown in Figure 3 . Using BCC, the test is found
to be {RRTF=O, IRTF=O, Z I N R T F = O } = (011) and

{RRTF=~,IRTF=~,ZINRTF=~) = (111). Since themax-
imum depth of the circuit is 1, each combinational vector derived for BCC will be sequentialized to two vectors for time frames 0 and 1, respectively. For time frame 0, we take the test input of { RRTF=O, IRTF=O, 
Z I N R T F = O } and apply vector (011) to { R , I , Z I N } . Then for the time frame 1, we take { R R T E I , I R T F =~, Z I N R T F = l } and apply vector
Results
We have implemented the algorithm presented in this paper in a C language program called BCC. Tables l and 2 show the results of experiments on the ISCAS 89 benchmark circuits. For the cyclic ISCAS 89 benchmark circuits, we scanned minimal sets of FFs to make the kernel circuit acyclic. Using improved algorithms, in most cases wt: scanned fewer FFs than reported by Min and Rogers [20] .
We only present the results of appliicable circuits, i.e., acyclic: circuits with at least one unscanne:d FF. For test generation, we used the GENTEST ATPG system [IO] for both combinational and sequential circuits, running on a Sun Ultra I1 workstation with dual 200 MHz processors.
BCC test generation was performed as follows. First, we generate combinational tests for all single stuck-at faults of BCC as a first vector set. The sequentialized first vector set will detect all detectable single-mapped faults and most of multiple-mapped faults in the orig:inal acyclic sequential circuit. Then, we use a sequential fault simulator to simulate the sequentialized first vector set. Each fault, not detected by the sequentialized first vector set, must be processed and classified as: (1) TGT and TPF. As expected, the simpler combinationally balanced model ATPG is significantly faster than the sequential ATPG. We observe as much as 5.9 times faster test generation.
It is important to notice that the results are generated using a default time limit set by GENTEST ATPG. Same time limit was used for both combinational and sequential test generation. For circuits with aborted faults, it is possible to increasc the time limit per fault to make the (differences in the test generation times more dramatic. In at11 cases, the new method yielded equal or better fault coverages (FC) and fault efficiencies (FE) as shown in Table 1 . The combinational approach gave a higher fault efficiency for s9234, as two aborted faults were detected. Higher fault coverage (one more fault detected) was obtained for ~38584 in less time than the sequential ATPG. However, test vector l'engths of BCC are much longer than sequential method.
Above results are reported without any vector compaction, but there are several ways to compact the combinationallyderived test vectors. One can compact the BCC vectors with a simple reverse order simulations and drop the vectors that do not detect new faults. In general, we obtain about 50%~ reduction this way. After this set is sequentialized, the sequence is further compacted using sequential circuit fault simulation. The final number of compacted vectors can bt: ---similar to the sequentially-derived test length. For ~5378, a 32000-vector BCC derived sequence reduced to about 16000 vectors when simple reverse-order combinational fault simulation was used. 32000 vectors were reduced to 5384 vectors with sequential fault simulation and to 4236 vectors when both methods were combined. In either case, added CPU time and processing time was less than 10% of sequential TGT. Table 2 shows the % of multiple-mapped faults (MF) that had to be modeled. We found that most (about 95%) of the undetected faults did not require multiple fault mapping.
Conclusion
Our target circuit for test generation is a circuit that is either originally acyclic or has been made acyclic by partial scan or any other DFT method. Our proposed test generation method for any general acyclic sequential circuit requires only a combinational ATPG. Our test generation method is based on transforming the unbalanced acyclic sequential circuit to a fault equivalent combinational circuit model by moving all unbalanced fanouts to PIS and then adding new PIS.
Added PIS allow combinational model to create non-repeated vectors to detect a fault in the original acyclic circuit. This is significantly different from a previous combinational model [20] where repeated test patterns were used. Our method detects all sequentially detectable faults, and also identifies all sequentially untestable faults to achieve maximum possible fault efficiency faster than the conventional sequential test generation approach. Because a combinational model is used to generate tests, the test generation time spent on detectable as well as undetectable faults is significantly lower.
Future Studies
Since the realization that feedback in a sequential circuit adds to the test generation complexity, there have been numerous reports [3, 7, 8, 15, 171 on reducing the complexity of test generation by breaking cycles. Scan design is a widely used DFT method for breaking loops and cycles in a sequential circuit. Scan DFT can not only make the circuit loopkycle-free, but can also make the circuit strongly balanced, weakly balanced or leave it unbalanced. However, there has been no research conducted on nor formal algorithms given for selecting scan FFs to make the circuit balanced beyond the work of Gupta et al. [15] . With a proper algorithm, we believe that more compact and efficient acyclic balanced sequential circuit can be obtained.
Similar to scan DFT, the multiple-clock (MC) can also be used to break loops in the circuits [4] . The use of MC DFT to break cycles may not be as straightforward as scan DFT, but it has its advantages. It can break (or block) loops without scanning in and out. We also believe that MC DFT can be used to assist in creating a balanced circuit. With a proper integration of the scan DFT and MC DFT, test generation of sequential circuits may be even more efficient and less costly.
